Process Flow Mechanism for a Novel Trench Gate FLIMOSFET

Rakesh Vaid, Rockey Gupta and Naresh Padha Department of Physics & Electronics, University of Jammu, Jammu, India

In this paper, we propose a possible process flow sequence to fabricate Trench Gate Floating Island (FLI) MOSFET (TG-FLIMOSFET) commercially by integrating multi-epitaxial process with trench gate technology. Power FLIMOSFET has been designed for improving the specific on-resistance (R_{on}) with respect to breakdown voltage (V_B) by decreasing the magnitude of the peak electric field distribution in the bulk by dividing into several sections. Deep trench gates have been used in the design of low on-resistance and for removing quasi-saturation effect in power MOSFETs. The TG-FLIMOSFET gives improved I-V characteristics in terms of quasi-saturation and reduced specific on-resistance.

1. Introduction

Recently, power MOSFET structures with P⁺ floating islands such as FLIMOSFET [1-3] and oppositely doped buried regions (ODBR) MOSFET [4-5] has been designed for improving the specific on-resistance (R_{on}) versus breakdown voltage (V_B) . The process flow mechanism required to fabricate FLIMOSFET structure using multi-epitaxial technology has been described in [5], which is less complex and less expensive than the super junction SJ device technology. However, FLIMOSFET devices also exhibit a current limiting effect at high current levels similar to that of a conventional power MOSFET despite of its having low specific on-resistance known as the quasi-saturation, which can be reduced by increasing the doping concentration of the drift region and by increasing the separation between adjacent MOS channels. However, these modifications cause the reduction in the forward blocking capability and also increase the total chip area of the device [6].

Deep trench gates have been used in the design of low on-resistance MOSFETs [7-10] and for removing quasi-saturation effect in power MOSFETs [11]. These two well established technologies (FLI/ODBR MOSFET and Trench gate) have been integrated with the help of device simulations [12] so as to form a Trench gate FLIMOSFET (TG-FLIMOSFET). Since the TG-FLIMOSFET gives improved I-V characteristics in terms of quasi-saturation and reduced specific onresistance, in this paper, we propose a possible process flow required to fabricate such type of devices for the first time. The structure of the proposed trench-gate FLIMOSFET is schematically shown in Fig.1 along with its dimensions in microns designed using ISE-TCAD [13].



Fig.1: Cross-section of the proposed TG-FLIMOSFET. All dimensions are in microns.

2. Proposed process flow mechanism

The technology to fabricate FLI / ODBR MOSFET has been described recently using multi-epitaxial process [4-5]. Silicon trenches defined using reactive ion-etching (RIE) technique are being employed to fabricate the MOS gates for signal and power processing applications [9-10] Here, we propose a possible process flow sequence to fabricate TG-FLIMOSFET commercially by integrating multi-epitaxial process with trench gate technology. The process starts with a 0.002 to 0.004 Ω -cm, arsenic-doped <100> silicon substrate on top of which phosphorous-doped silicon drift region is to be epitaxially grown. The starting epitaxial region doping density N_{n} can be kept within 1.0×10^{15} to 5.0×10^{15} cm⁻³ with a thickness of 15-25 μ m. The P⁺ floating layers are then incorporated into this drift region using buried multi-epitaxial growth process [5]. The buried P^+ floating layers thickness and width can be fixed within 1-3 μ m. P⁺ floating layers are formed in the

drift region by first masking the n- drift region by a oxide layer and then opening the windows for Boron implantation with doping density within 1.0×10^{17} to 5.0×10^{17} . Epitaxial growth is again carried out with the same doping density as in the starting epitaxial region. It should be noted that the epitaxial growth process is carried out at a substrate temperature of 1000 °C by chemical vapour deposition (CVD) using S_iH₄ gas. After these, P⁺ floating layers are fabricated. The surface p-guard rings are required to be formed using boron ion-implantation followed by annealing.

Once the P⁺ floating buried layers are fabricated along with the surface p-guard rings, a 0.5 μ m thermal oxide layer is formed over the substrate. The windows are opened to pattern the trench gate using wet chemical etching of thermally grown SiO₂. To form the P-based region, Boron ions are implanted through the trench gate region and then annealed to form a junction depth of approximately 1.5 μ m. Following a 0.25 μ m thick silicon nitride layer and a 0.25 μ m thick TEOS oxide layer deposition (LPCVD), respectively, the TEOS oxide and silicon nitride layer are to be sequentially etched back by reactive ion etching (RIE) to form sidewall spacers.

Then by using the nitride/TEOS sidewall spacers, the thermal oxide as a masking layer, the rectangular trench with a depth of 2 to 4 µm and width of 0.6 to 2 μ m has to be formed by RIE using a gas mixture of HBr and SiF₄. A sacrificial oxide is now grown and etched off to remove the damaged surface of the trenches and simultaneously to smooth the trench corners. Subsequently, a gate oxide has to thermally grown to thickness of 500-800A° at 1100°C in order to improve the uniformity of oxide thickness in trench bottom corners and sidewalls. The POCl₃- doped poly-silicon layer with the required thickness is to be deposited to refill trenches. After patterning of the poly-silicon gate electrode, POCl₃- doped polysilicon layer is to be etched off by RIE to remove the poly-silicon layer on top of the surface. Followed by thermal oxidation to protect the polysilicon layer during sidewall spacer removal, nitride/TEOS sidewall spacers are to be wet-etched using H₃PO₄ solution and then arsenic ions are implanted to form the N⁺ source region of about 0.2 µm deep on each top side of the trench. In the end, a phosphorous-doped oxide is deposited over the entire wafer followed by heating the wafer to give a smooth surface topography. Contact windows are defined and etched followed by depositing and patterning a metal layer, such as aluminium to form ohmic contacts from source and drain regions. The entire sequence of the above process is being depicted in Figs. 2a-2g.

References

- F. Morancho, N. Cezac, A. Galadi, M. Zitouni, P. Rossel and A. Peyre-Lavigne, Microelectronics Journal 32, 509 (2001).
- [2] S. Alves, F. Morancho, J. M. Reynes and B. Lopes, "Vertical N-channel FLIMOSFETs for Future 12V/42V Dual Batteries Automotive Applications", in Proc. 15th International Symposium on Power Semiconductor Devices and ICs (ISPSD'2003), Cambridge, UK (2003) p.308.
- [3] R. Vaid and N. Padha, Indian Journal Engineering and Material Sc. **13**, 55 (2006).
- [4] X. B. Chen, X. Wang and J. K. O. Sin, IEEE Trans. Electron Devices ED-47, 1280 (2000).
- [5] W. Saito, I. Omura, K. Tokano, T. Ogura and H. Ohashi, IEEE Trans. Electron Devices ED-51, 797 (2004).
- [6] M. N.Darwish, IEEE Trans. Electron Devices ED-33, 1710 (1986).
- [7] X. Yang, Y. C. Liang, G. S. Samudra and Y. Liu, "Tunable Trench gate Power MOSFET: A Feasible Superjunction Device and Process Technology", in Proc. 30th Annual Conference of the IEEE Industrial Society, Busan, Korea (2004) p. 729.
- [8] R. Vaid and N. Padha, Indian Journal Pure and Appl. Phys. **43**, 301 (2005).
- [9] K. Shenai, IEEE Electron Device Lett. 12, 108 (1991).
- [10] D. Ueda, H. Takagi, and G. Kano, IEEE Trans. Electron Devices **ED-32**, 2 (1985).
- [11] J. Zeng, P. A. Mawby, M. S. Towers and K. Board, Solid-State Electronics 38, 821 (1995).
- [12] R. Vaid and N. Padha, "Numerical Analysis of a Trench Gate FLIMOSFET with No Quasi-Saturation, Improved Specific On-Resistance and Better Synchronous Rectifying Characteristics", in Proc. 25th IEEE International conference on Microelectronics (MIEL-2006), Belgrade, (S & M) (2006) p.219.
- [13] Integrated System Engineering, *ISE-TCAD Manuals* (AG, Zurich, Switzerland, 2002).











substrate on top of which N- drift region is epitaxial grown (b) Windows opened for P+ floating layers formation (c) Boron ion-implantation for the formation of P+ layers (d) Epitaxial growth of N- region over the P+ buried layers with the same doping concentration as done in the first epitaxial growth (e) Patterning and formation of Trench (f) P-base drive in and N+ source ion-implantation and trench etching (g) Contact etching and metallization.

Fig.2(a) - (g): Process sequences of the proposed Trench gate FLIMOSFET (a) N type

