# On the Threshold Voltage Evolution for Submicronic MOS Transistors

Rachida Bensegueni and Saida Latreche Laboratoire Hyperfréquences et Semi-conducteurs (L.H.S), Département d'Electronique, Faculté des Sciences de l'Ingénieur, Université de Mentouri Constantine, Constantine, Algérie

## 1. Introduction

The development of micro-electronics in the last few years is increasingly spectacular. This success mainly results from an increasingly thorough know-how and a technological master ship asset thanks to the new software. Transistor MOS is at the same time the principal actor and the vector of this technological development [1]. The constant reduction of the MOS transistors dimensions, notably the length of their channel and the oxide thickness, lead the apparition of parasitic phenomena [2]. This later corresponds to a modification of the threshold voltage and the preponderance of the "short channel effects" that damages the electric features of the MOS transistor [3].

In this paper, we expose firstly the main technological process of an ultimate MOS transistor. We consider, a 0.35µm technology, simulated by the technological module "DIOS" of the ISE-TCAD (Integrated Systems Engineering -Technology Computer Aided Design) environment [4]. Then, we present the result of the electrical simulation. We use in this case the module "DESSIS" of the same sofware ISE-TCAD in order to observe the influence of the technological parameters and especially the effect of the oxide thickness (2.4 - 10nm), the length of the gate (0.18-0.5µm) and the channel doping (3.7e17- 3.5e18cm<sup>-</sup> <sup>3</sup>) on the behaviour of the MOS transistor, notably on the threshold voltage evolution  $V_T$ .

## 2. Main results

#### 2.1. Effect of the channel doping

We present the evolution of the threshold voltage according to the channel doping. We notice that for channel doping superior to 8e17 cm<sup>-3</sup>, the threshold voltage takes elevated values implying a large value of the gate voltage. However, it is very weak if channel doping varies between 2.7e17cm<sup>-3</sup> and 7.18e17cm<sup>-3</sup>. Therefore, the channel doping

becomes a key parameter to adjust the threshold voltage  $V_T$  (figure 1).

### 2.2. Effect of the gate length

We observe the change of the threshold voltage according to the length of the channel. We note that for the channel lengths superior to  $0.5\mu$ m, the threshold voltage is independent of the channel length. At all times, the threshold voltage decreases strongly, when the channel lengths become inferior to  $0.2\mu$ m "short channel effect" (Fig. 2).

# **2.3.** Effect of the oxide thickness

We notice a strong dependence of the threshold voltage according to the oxide thickness. Indeed, the threshold voltage increases exponentially with the oxide thickness [5] (Fig. 3).

### 3. Conclusion

Our work relates to study of the impact of scaling on the performance of submicron n channel LDD MOSFET's. For the first time, the main technological process of a 0.35mm MOSFET transistor is briefly presented using the module DIOS of the three-dimensional simulator ISE-TCAD. The main results of the electric simulation using the module DESSIS of the same sofware ISETCAd are then presented. Gate lengths of 500nm>Lg>180nm, and oxide thicknesses of 2.4nm and 10nm were considered. Channel doping, NA. was varied from 3.5x1017/cm3 to 3.5x1018/cm3. The aim of our study is to highlight the contribution of the technological parameters (channel length, oxide thickness and channel doping) on the behaviour of the TMOS, in particular, on the threshold voltage evolution. It has been shown that during device optimization, the channel doping (NA) is increases as both the oxide thickness (Tox) and the channel lengths (Lg) are scaled to maintain approximately the same device threshold voltage.



Fig.1: Evolution of the threshold voltage according to channel doping Lg=0.35µm Tox=3n

Fig.2: Evolution of the threshold voltage (Vth) according to channel length Tox=3nm.



Fig.3: Evolution of the threshold voltage according to the gate oxide thickness Lg= $0.35 \mu m$ .

#### References

- [1] S. Thompson, P. Packan and M. Bohr, Intel Technology Journal **Q3**, 1 (1998).
- [2] R. Benegueni and S. Latreche, "Tunnelling current through ultra thin Silicon Dioxide in Submicronic MOS", Information & Communication Technologies: From Theory To Applications - ICTTA'06", Syria (2006).
- [3] L. François, "Le courant de fuite de grille dans les prochaines générations de transistors MOS. Une évolution vers les high-K", http://www.laas.fr/JNRDM/fichiers/Exemple/ Ex2.pdf.
- [4] Integrated Systems Engineering, DIOS 8.0, User's manual (2002).
- [5] C. Hu, "Gate Oxide Scaling Limits and Projection", IEEE (1996).